Accès direct au contenu


Sébastien Pillement Homepage

A- A+ Aa

Professor in Computer Engineering, Evolving within the ASIC research team (IETR Lab)


  • Alexis Duhamel will defend his PhD entitled "Development of a dynamic resource allocation controller for partially reconfigurable FPGAs with service guarantee approach" the 7th December at 2:00pm (french time) in Polytech Nantes.
  • Welcome to Juliette Pottier who start a PhD in the framework of the SecV ANR project.
  • Welcome to Mohamed Amine Zhiri who start a PhD in collaboration with CEA on the design of a NoC for AI accelerator
  • The Nantes node of FIT IoT-Lab is available for public through the federation.

Topics of interests

My research activities focus on the design and the management of Dynamically Reconfigurable Architectures (DRA). More precisely I investigate the following areas:
  • New approaches in dynamically reconfigurable architecture (HW and SW point of view),
  • Design of efficient and flexible interconnections,
  • Dedicated embedded operating system for DRA,
  • Fault-tolerant systems and reliability in embedded systems.
  • Hardware security in embedded systems.

Available Positions (Master, PhD, Post-doc, and Engineer)

If you are interested in any of these positions, or if you want more information, please contact me by email.

Post-doctoral position:


Master position:

Engineer internship:

Where and how to contact me

My email: Sebastien.Pillement AT

Polytech - Nantes Université
IETR Nantes - ASIC Team
rue Christian Pauc
44000 Nantes - FRANCE
Tel : +33 (0)2-40-68-30-64
Bureau : B112

Team activities

A short presentation of our research activities can be found here .


The french embedded systems community propose a classification of top ranked publications for the SoC-SiP domain. The result can be found here

UPARC Download

The "UPaRC|Ultra-Fast Power-aware Reconfiguration Controller" VHDL code can be downloaded here.